host_lld.h File Reference

This graph shows which files directly or indirectly include this file:

Go to the source code of this file.

Data Structures
struct	_DEV_IRQ_REG
struct	_PCIE_STATUS_REG
struct	_PCIE_FUNC_REG
struct	_NVME_STATUS_REG
struct	_NVME_CMD_FIFO_REG
struct	_NVME_CPL_FIFO_REG
struct	_NVME_ADMIN_QUEUE_SET_REG
struct	_NVME_IO_SQ_SET_REG
struct	_NVME_IO_CQ_SET_REG
struct	_HOST_DMA_FIFO_CNT_REG
struct	_HOST_DMA_CMD_FIFO_REG
struct	_NVME_CMD_SRAM
struct	_HOST_DMA_STATUS
struct	_HOST_DMA_ASSIST_STATUS

Macros
#define	HOST_IP_ADDR   (XPAR_NVME_CTRL_0_BASEADDR)
#define	DEV_IRQ_MASK_REG_ADDR   (HOST_IP_ADDR + 0x4)
#define	DEV_IRQ_CLEAR_REG_ADDR   (HOST_IP_ADDR + 0x8)
#define	DEV_IRQ_STATUS_REG_ADDR   (HOST_IP_ADDR + 0xC)
#define	PCIE_STATUS_REG_ADDR   (HOST_IP_ADDR + 0x100)
#define	PCIE_FUNC_REG_ADDR   (HOST_IP_ADDR + 0x104)
#define	NVME_STATUS_REG_ADDR   (HOST_IP_ADDR + 0x200)
#define	HOST_DMA_FIFO_CNT_REG_ADDR   (HOST_IP_ADDR + 0x204)
#define	NVME_ADMIN_QUEUE_SET_REG_ADDR   (HOST_IP_ADDR + 0x21C)
#define	NVME_IO_SQ_SET_REG_ADDR   (HOST_IP_ADDR + 0x220)
#define	NVME_IO_CQ_SET_REG_ADDR   (HOST_IP_ADDR + 0x260)
#define	NVME_CMD_FIFO_REG_ADDR   (HOST_IP_ADDR + 0x300)
#define	NVME_CPL_FIFO_REG_ADDR   (HOST_IP_ADDR + 0x304)
#define	HOST_DMA_CMD_FIFO_REG_ADDR   (HOST_IP_ADDR + 0x310)
#define	NVME_CMD_SRAM_ADDR   (HOST_IP_ADDR + 0x10000)
#define	HOST_DMA_DIRECT_TYPE   (1)
#define	HOST_DMA_AUTO_TYPE   (0)
#define	HOST_DMA_TX_DIRECTION   (1)
#define	HOST_DMA_RX_DIRECTION   (0)
#define	ONLY_CPL_TYPE   (0)
#define	AUTO_CPL_TYPE   (1)
#define	CMD_SLOT_RELEASE_TYPE   (2)
#define	P_SLOT_TAG_WIDTH   (10)

Typedefs
typedef struct _DEV_IRQ_REG	DEV_IRQ_REG
typedef struct _PCIE_STATUS_REG	PCIE_STATUS_REG
typedef struct _PCIE_FUNC_REG	PCIE_FUNC_REG
typedef struct _NVME_STATUS_REG	NVME_STATUS_REG
typedef struct _NVME_CMD_FIFO_REG	NVME_CMD_FIFO_REG
typedef struct _NVME_CPL_FIFO_REG	NVME_CPL_FIFO_REG
typedef struct _NVME_ADMIN_QUEUE_SET_REG	NVME_ADMIN_QUEUE_SET_REG
typedef struct _NVME_IO_SQ_SET_REG	NVME_IO_SQ_SET_REG
typedef struct _NVME_IO_CQ_SET_REG	NVME_IO_CQ_SET_REG
typedef struct _HOST_DMA_FIFO_CNT_REG	HOST_DMA_FIFO_CNT_REG
typedef struct _HOST_DMA_CMD_FIFO_REG	HOST_DMA_CMD_FIFO_REG
typedef struct _NVME_CMD_SRAM	_NVME_CMD_SRAM
typedef struct _HOST_DMA_STATUS	HOST_DMA_STATUS
typedef struct _HOST_DMA_ASSIST_STATUS	HOST_DMA_ASSIST_STATUS

Functions
void	dev_irq_init ()
void	dev_irq_handler ()
unsigned int	check_nvme_cc_en ()
void	set_nvme_csts_rdy ()
void	set_nvme_csts_shst (unsigned int shst)
void	set_nvme_admin_queue (unsigned int sqValid, unsigned int cqValid, unsigned int cqIrqEn)
unsigned int	get_nvme_cmd (unsigned short *qID, unsigned short *cmdSlotTag, unsigned int *cmdSeqNum, unsigned int *cmdDword)
void	set_auto_nvme_cpl (unsigned int cmdSlotTag, unsigned int specific, unsigned int statusFieldWord)
void	set_nvme_slot_release (unsigned int cmdSlotTag)
void	set_nvme_cpl (unsigned int sqId, unsigned int cid, unsigned int specific, unsigned int statusFieldWord)
void	set_io_sq (unsigned int ioSqIdx, unsigned int valid, unsigned int cqVector, unsigned int qSzie, unsigned int pcieBaseAddrL, unsigned int pcieBaseAddrH)
void	set_io_cq (unsigned int ioCqIdx, unsigned int valid, unsigned int irqEn, unsigned int irqVector, unsigned int qSzie, unsigned int pcieBaseAddrL, unsigned int pcieBaseAddrH)
void	set_direct_tx_dma (unsigned int devAddr, unsigned int pcieAddrH, unsigned int pcieAddrL, unsigned int len)
void	set_direct_rx_dma (unsigned int devAddr, unsigned int pcieAddrH, unsigned int pcieAddrL, unsigned int len)
void	set_auto_tx_dma (unsigned int cmdSlotTag, unsigned int cmd4KBOffset, unsigned int devAddr, unsigned int autoCompletion)
void	set_auto_rx_dma (unsigned int cmdSlotTag, unsigned int cmd4KBOffset, unsigned int devAddr, unsigned int autoCompletion)
void	set_link_width (unsigned int linkNum)
void	pcie_async_reset (unsigned int rstCnt)
void	check_direct_tx_dma_done ()
void	check_direct_rx_dma_done ()
void	check_auto_tx_dma_done ()
void	check_auto_rx_dma_done ()
unsigned int	check_auto_tx_dma_partial_done (unsigned int tailIndex, unsigned int tailAssistIndex)
unsigned int	check_auto_rx_dma_partial_done (unsigned int tailIndex, unsigned int tailAssistIndex)

Variables
HOST_DMA_STATUS	g_hostDmaStatus
HOST_DMA_ASSIST_STATUS	g_hostDmaAssistStatus

Macro Definition Documentation

AUTO_CPL_TYPE

#define AUTO_CPL_TYPE   (1)

Definition at line 85 of file host_lld.h.

CMD_SLOT_RELEASE_TYPE

#define CMD_SLOT_RELEASE_TYPE   (2)

Definition at line 86 of file host_lld.h.

DEV_IRQ_CLEAR_REG_ADDR

#define DEV_IRQ_CLEAR_REG_ADDR   (HOST_IP_ADDR + 0x8)

Definition at line 60 of file host_lld.h.

DEV_IRQ_MASK_REG_ADDR

#define DEV_IRQ_MASK_REG_ADDR   (HOST_IP_ADDR + 0x4)

Definition at line 59 of file host_lld.h.

DEV_IRQ_STATUS_REG_ADDR

#define DEV_IRQ_STATUS_REG_ADDR   (HOST_IP_ADDR + 0xC)

Definition at line 61 of file host_lld.h.

HOST_DMA_AUTO_TYPE

#define HOST_DMA_AUTO_TYPE   (0)

Definition at line 79 of file host_lld.h.

HOST_DMA_CMD_FIFO_REG_ADDR

#define HOST_DMA_CMD_FIFO_REG_ADDR   (HOST_IP_ADDR + 0x310)

Definition at line 74 of file host_lld.h.

HOST_DMA_DIRECT_TYPE

#define HOST_DMA_DIRECT_TYPE   (1)

Definition at line 78 of file host_lld.h.

HOST_DMA_FIFO_CNT_REG_ADDR

#define HOST_DMA_FIFO_CNT_REG_ADDR   (HOST_IP_ADDR + 0x204)

Definition at line 67 of file host_lld.h.

HOST_DMA_RX_DIRECTION

#define HOST_DMA_RX_DIRECTION   (0)

Definition at line 82 of file host_lld.h.

HOST_DMA_TX_DIRECTION

#define HOST_DMA_TX_DIRECTION   (1)

Definition at line 81 of file host_lld.h.

HOST_IP_ADDR

#define HOST_IP_ADDR   (XPAR_NVME_CTRL_0_BASEADDR)

Definition at line 57 of file host_lld.h.

NVME_ADMIN_QUEUE_SET_REG_ADDR

#define NVME_ADMIN_QUEUE_SET_REG_ADDR   (HOST_IP_ADDR + 0x21C)

Definition at line 68 of file host_lld.h.

NVME_CMD_FIFO_REG_ADDR

#define NVME_CMD_FIFO_REG_ADDR   (HOST_IP_ADDR + 0x300)

Definition at line 72 of file host_lld.h.

NVME_CMD_SRAM_ADDR

#define NVME_CMD_SRAM_ADDR   (HOST_IP_ADDR + 0x10000)

Definition at line 76 of file host_lld.h.

NVME_CPL_FIFO_REG_ADDR

#define NVME_CPL_FIFO_REG_ADDR   (HOST_IP_ADDR + 0x304)

Definition at line 73 of file host_lld.h.

NVME_IO_CQ_SET_REG_ADDR

#define NVME_IO_CQ_SET_REG_ADDR   (HOST_IP_ADDR + 0x260)

Definition at line 70 of file host_lld.h.

NVME_IO_SQ_SET_REG_ADDR

#define NVME_IO_SQ_SET_REG_ADDR   (HOST_IP_ADDR + 0x220)

Definition at line 69 of file host_lld.h.

NVME_STATUS_REG_ADDR

#define NVME_STATUS_REG_ADDR   (HOST_IP_ADDR + 0x200)

Definition at line 66 of file host_lld.h.

ONLY_CPL_TYPE

#define ONLY_CPL_TYPE   (0)

Definition at line 84 of file host_lld.h.

P_SLOT_TAG_WIDTH

#define P_SLOT_TAG_WIDTH   (10)

Definition at line 87 of file host_lld.h.

PCIE_FUNC_REG_ADDR

#define PCIE_FUNC_REG_ADDR   (HOST_IP_ADDR + 0x104)

Definition at line 64 of file host_lld.h.

PCIE_STATUS_REG_ADDR

#define PCIE_STATUS_REG_ADDR   (HOST_IP_ADDR + 0x100)

Definition at line 63 of file host_lld.h.

Typedef Documentation

_NVME_CMD_SRAM

typedef struct _NVME_CMD_SRAM _NVME_CMD_SRAM

DEV_IRQ_REG

typedef struct _DEV_IRQ_REG DEV_IRQ_REG

HOST_DMA_ASSIST_STATUS

typedef struct _HOST_DMA_ASSIST_STATUS HOST_DMA_ASSIST_STATUS

HOST_DMA_CMD_FIFO_REG

typedef struct _HOST_DMA_CMD_FIFO_REG HOST_DMA_CMD_FIFO_REG

HOST_DMA_FIFO_CNT_REG

typedef struct _HOST_DMA_FIFO_CNT_REG HOST_DMA_FIFO_CNT_REG

HOST_DMA_STATUS

typedef struct _HOST_DMA_STATUS HOST_DMA_STATUS

NVME_ADMIN_QUEUE_SET_REG

typedef struct _NVME_ADMIN_QUEUE_SET_REG NVME_ADMIN_QUEUE_SET_REG

NVME_CMD_FIFO_REG

typedef struct _NVME_CMD_FIFO_REG NVME_CMD_FIFO_REG

NVME_CPL_FIFO_REG

typedef struct _NVME_CPL_FIFO_REG NVME_CPL_FIFO_REG

NVME_IO_CQ_SET_REG

typedef struct _NVME_IO_CQ_SET_REG NVME_IO_CQ_SET_REG

NVME_IO_SQ_SET_REG

typedef struct _NVME_IO_SQ_SET_REG NVME_IO_SQ_SET_REG

NVME_STATUS_REG

typedef struct _NVME_STATUS_REG NVME_STATUS_REG

PCIE_FUNC_REG

typedef struct _PCIE_FUNC_REG PCIE_FUNC_REG

PCIE_STATUS_REG

typedef struct _PCIE_STATUS_REG PCIE_STATUS_REG

Function Documentation

check_auto_rx_dma_done()

void check_auto_rx_dma_done

(

)

Definition at line 477 of file host_lld.c.

{
    while (g_hostDmaStatus.fifoHead.autoDmaRx != g_hostDmaStatus.fifoTail.autoDmaRx)
    {
        g_hostDmaStatus.fifoHead.dword = IO_READ32(HOST_DMA_FIFO_CNT_REG_ADDR);
    }
}

check_auto_rx_dma_partial_done()

unsigned int check_auto_rx_dma_partial_done	(	unsigned int	tailIndex,
		unsigned int	tailAssistIndex
	)

Definition at line 524 of file host_lld.c.

{
    // xil_printf("check_auto_rx_dma_partial_done \r\n");
 
    g_hostDmaStatus.fifoHead.dword = IO_READ32(HOST_DMA_FIFO_CNT_REG_ADDR);
 
    if (g_hostDmaStatus.fifoHead.autoDmaRx == g_hostDmaStatus.fifoTail.autoDmaRx)
        return 1;
 
    if (g_hostDmaStatus.fifoHead.autoDmaRx < tailIndex)
    {
        if (g_hostDmaStatus.fifoTail.autoDmaRx < tailIndex)
        {
            if (g_hostDmaStatus.fifoTail.autoDmaRx > g_hostDmaStatus.fifoHead.autoDmaRx)
                return 1;
            else if (g_hostDmaAssistStatus.autoDmaRxOverFlowCnt != (tailAssistIndex + 1))
                return 1;
        }
        else if (g_hostDmaAssistStatus.autoDmaRxOverFlowCnt != tailAssistIndex)
            return 1;
    }
    else if (g_hostDmaStatus.fifoHead.autoDmaRx == tailIndex)
        return 1;
    else
    {
        if (g_hostDmaStatus.fifoTail.autoDmaRx < tailIndex)
            return 1;
        else
        {
            if (g_hostDmaStatus.fifoTail.autoDmaRx > g_hostDmaStatus.fifoHead.autoDmaRx)
                return 1;
            else if (g_hostDmaAssistStatus.autoDmaRxOverFlowCnt != tailAssistIndex)
                return 1;
        }
    }
 
    return 0;
}

Here is the caller graph for this function:

check_auto_tx_dma_done()

void check_auto_tx_dma_done

(

)

Definition at line 469 of file host_lld.c.

{
    while (g_hostDmaStatus.fifoHead.autoDmaTx != g_hostDmaStatus.fifoTail.autoDmaTx)
    {
        g_hostDmaStatus.fifoHead.dword = IO_READ32(HOST_DMA_FIFO_CNT_REG_ADDR);
    }
}

check_auto_tx_dma_partial_done()

unsigned int check_auto_tx_dma_partial_done	(	unsigned int	tailIndex,
		unsigned int	tailAssistIndex
	)

Definition at line 485 of file host_lld.c.

{
    // xil_printf("check_auto_tx_dma_partial_done \r\n");
 
    g_hostDmaStatus.fifoHead.dword = IO_READ32(HOST_DMA_FIFO_CNT_REG_ADDR);
 
    if (g_hostDmaStatus.fifoHead.autoDmaTx == g_hostDmaStatus.fifoTail.autoDmaTx)
        return 1;
 
    if (g_hostDmaStatus.fifoHead.autoDmaTx < tailIndex)
    {
        if (g_hostDmaStatus.fifoTail.autoDmaTx < tailIndex)
        {
            if (g_hostDmaStatus.fifoTail.autoDmaTx > g_hostDmaStatus.fifoHead.autoDmaTx)
                return 1;
            else if (g_hostDmaAssistStatus.autoDmaTxOverFlowCnt != (tailAssistIndex + 1))
                return 1;
        }
        else if (g_hostDmaAssistStatus.autoDmaTxOverFlowCnt != tailAssistIndex)
            return 1;
    }
    else if (g_hostDmaStatus.fifoHead.autoDmaTx == tailIndex)
        return 1;
    else
    {
        if (g_hostDmaStatus.fifoTail.autoDmaTx < tailIndex)
            return 1;
        else
        {
            if (g_hostDmaStatus.fifoTail.autoDmaTx > g_hostDmaStatus.fifoHead.autoDmaTx)
                return 1;
            else if (g_hostDmaAssistStatus.autoDmaTxOverFlowCnt != tailAssistIndex)
                return 1;
        }
    }
 
    return 0;
}

Here is the caller graph for this function:

check_direct_rx_dma_done()

void check_direct_rx_dma_done

(

)

Definition at line 461 of file host_lld.c.

{
    while (g_hostDmaStatus.fifoHead.directDmaRx != g_hostDmaStatus.fifoTail.directDmaRx)
    {
        g_hostDmaStatus.fifoHead.dword = IO_READ32(HOST_DMA_FIFO_CNT_REG_ADDR);
    }
}

check_direct_tx_dma_done()

void check_direct_tx_dma_done

(

)

Definition at line 453 of file host_lld.c.

{
    while (g_hostDmaStatus.fifoHead.directDmaTx != g_hostDmaStatus.fifoTail.directDmaTx)
    {
        g_hostDmaStatus.fifoHead.dword = IO_READ32(HOST_DMA_FIFO_CNT_REG_ADDR);
    }
}

Here is the caller graph for this function:

check_nvme_cc_en()

unsigned int check_nvme_cc_en

(

)

Definition at line 177 of file host_lld.c.

{
    NVME_STATUS_REG nvmeReg;
 
    nvmeReg.dword = IO_READ32(NVME_STATUS_REG_ADDR);
 
    return (unsigned int)nvmeReg.ccEn;
}

Here is the caller graph for this function:

dev_irq_handler()

void dev_irq_handler

(

)

Definition at line 86 of file host_lld.c.

{
    DEV_IRQ_REG devReg;
    //  Xil_ExceptionDisable();
 
    devReg.dword = IO_READ32(DEV_IRQ_STATUS_REG_ADDR);
    IO_WRITE32(DEV_IRQ_CLEAR_REG_ADDR, devReg.dword);
    //  xil_printf("IRQ: 0x%X\r\n", devReg.dword);
 
    if (devReg.pcieLink == 1)
    {
        PCIE_STATUS_REG pcieReg;
        pcieReg.dword = IO_READ32(PCIE_STATUS_REG_ADDR);
        xil_printf("PCIe Link: %d\r\n", pcieReg.pcieLinkUp);
        // set_link_width(0) //you can choose pcie lane width 0,2,4,8 mini board -> maximum 4, cosmos+ board ->
        // maximum 8
        if (pcieReg.pcieLinkUp == 0)
            g_nvmeTask.status = NVME_TASK_RESET;
    }
 
    if (devReg.busMaster == 1)
    {
        PCIE_FUNC_REG pcieReg;
        pcieReg.dword = IO_READ32(PCIE_FUNC_REG_ADDR);
        xil_printf("PCIe Bus Master: %d\r\n", pcieReg.busMaster);
    }
 
    if (devReg.pcieIrq == 1)
    {
        PCIE_FUNC_REG pcieReg;
        pcieReg.dword = IO_READ32(PCIE_FUNC_REG_ADDR);
        xil_printf("PCIe IRQ Disable: %d\r\n", pcieReg.irqDisable);
    }
 
    if (devReg.pcieMsi == 1)
    {
        PCIE_FUNC_REG pcieReg;
        pcieReg.dword = IO_READ32(PCIE_FUNC_REG_ADDR);
        xil_printf("PCIe MSI Enable: %d, 0x%x\r\n", pcieReg.msiEnable, pcieReg.msiVecNum);
    }
 
    if (devReg.pcieMsix == 1)
    {
        PCIE_FUNC_REG pcieReg;
        pcieReg.dword = IO_READ32(PCIE_FUNC_REG_ADDR);
        xil_printf("PCIe MSI-X Enable: %d\r\n", pcieReg.msixEnable);
    }
 
    if (devReg.nvmeCcEn == 1)
    {
        NVME_STATUS_REG nvmeReg;
        nvmeReg.dword = IO_READ32(NVME_STATUS_REG_ADDR);
        xil_printf("NVME CC.EN: %d\r\n", nvmeReg.ccEn);
 
        if (nvmeReg.ccEn == 1)
            g_nvmeTask.status = NVME_TASK_WAIT_CC_EN;
        else
            g_nvmeTask.status = NVME_TASK_RESET;
    }
 
    if (devReg.nvmeCcShn == 1)
    {
        NVME_STATUS_REG nvmeReg;
        nvmeReg.dword = IO_READ32(NVME_STATUS_REG_ADDR);
        xil_printf("NVME CC.SHN: %d\r\n", nvmeReg.ccShn);
        if (nvmeReg.ccShn == 1)
            g_nvmeTask.status = NVME_TASK_SHUTDOWN;
    }
 
    if (devReg.mAxiWriteErr == 1)
    {
        xil_printf("mAxiWriteErr\r\n");
    }
 
    if (devReg.pcieMreqErr == 1)
    {
        xil_printf("pcieMreqErr\r\n");
    }
 
    if (devReg.pcieCpldErr == 1)
    {
        xil_printf("pcieCpldErr\r\n");
    }
 
    if (devReg.pcieCpldLenErr == 1)
    {
        xil_printf("pcieCpldLenErr\r\n");
    }
    //  Xil_ExceptionEnable();
}

Here is the caller graph for this function:

dev_irq_init()

void dev_irq_init

(

)

Definition at line 66 of file host_lld.c.

{
    DEV_IRQ_REG devReg;
 
    devReg.dword          = 0;
    devReg.pcieLink       = 1;
    devReg.busMaster      = 1;
    devReg.pcieIrq        = 1;
    devReg.pcieMsi        = 1;
    devReg.pcieMsix       = 1;
    devReg.nvmeCcEn       = 1;
    devReg.nvmeCcShn      = 1;
    devReg.mAxiWriteErr   = 1;
    devReg.pcieMreqErr    = 1;
    devReg.pcieCpldErr    = 1;
    devReg.pcieCpldLenErr = 1;
 
    IO_WRITE32(DEV_IRQ_MASK_REG_ADDR, devReg.dword);
}

Here is the caller graph for this function:

get_nvme_cmd()

unsigned int get_nvme_cmd	(	unsigned short *	qID,
		unsigned short *	cmdSlotTag,
		unsigned int *	cmdSeqNum,
		unsigned int *	cmdDword
	)

Definition at line 237 of file host_lld.c.

{
    NVME_CMD_FIFO_REG nvmeReg;
 
    nvmeReg.dword = IO_READ32(NVME_CMD_FIFO_REG_ADDR);
 
    if (nvmeReg.cmdValid == 1)
    {
        unsigned int addr;
        unsigned int idx;
        *qID        = nvmeReg.qID;
        *cmdSlotTag = nvmeReg.cmdSlotTag;
        *cmdSeqNum  = nvmeReg.cmdSeqNum;
        // xil_printf("nvmeReg.cmdSlotTag = 0x%X\r\n", nvmeReg.cmdSlotTag);
        addr = NVME_CMD_SRAM_ADDR + (nvmeReg.cmdSlotTag * 64);
        for (idx = 0; idx < 16; idx++)
            *(cmdDword + idx) = IO_READ32(addr + (idx * 4));
    }
 
    return (unsigned int)nvmeReg.cmdValid;
}

Here is the caller graph for this function:

pcie_async_reset()

void pcie_async_reset

(

unsigned int

rstCnt

)

Definition at line 186 of file host_lld.c.

{
    NVME_STATUS_REG nvmeReg;
 
    nvmeReg.rstCnt = rstCnt;
    xil_printf("rstCnt= %X \r\n", rstCnt);
    IO_WRITE32(NVME_STATUS_REG_ADDR, nvmeReg.dword);
}

Here is the caller graph for this function:

set_auto_nvme_cpl()

void set_auto_nvme_cpl	(	unsigned int	cmdSlotTag,
		unsigned int	specific,
		unsigned int	statusFieldWord
	)

Definition at line 260 of file host_lld.c.

{
    NVME_CPL_FIFO_REG nvmeReg;
 
    nvmeReg.specific        = specific;
    nvmeReg.cmdSlotTag      = cmdSlotTag;
    nvmeReg.statusFieldWord = statusFieldWord;
    nvmeReg.cplType         = AUTO_CPL_TYPE;
 
    // IO_WRITE32(NVME_CPL_FIFO_REG_ADDR, nvmeReg.dword[0]);
    IO_WRITE32((NVME_CPL_FIFO_REG_ADDR + 4), nvmeReg.dword[1]);
    IO_WRITE32((NVME_CPL_FIFO_REG_ADDR + 8), nvmeReg.dword[2]);
}

Here is the caller graph for this function:

set_auto_rx_dma()

void set_auto_rx_dma	(	unsigned int	cmdSlotTag,
		unsigned int	cmd4KBOffset,
		unsigned int	devAddr,
		unsigned int	autoCompletion
	)

Definition at line 419 of file host_lld.c.

{
    HOST_DMA_CMD_FIFO_REG hostDmaReg;
    unsigned char tempTail;
 
    ASSERT(cmd4KBOffset < 256);
 
    g_hostDmaStatus.fifoHead.dword = IO_READ32(HOST_DMA_FIFO_CNT_REG_ADDR);
    while ((g_hostDmaStatus.fifoTail.autoDmaRx + 1) % 256 == g_hostDmaStatus.fifoHead.autoDmaRx)
        g_hostDmaStatus.fifoHead.dword = IO_READ32(HOST_DMA_FIFO_CNT_REG_ADDR);
 
    hostDmaReg.devAddr = devAddr;
 
    hostDmaReg.dword[3]       = 0;
    hostDmaReg.dmaType        = HOST_DMA_AUTO_TYPE;
    hostDmaReg.dmaDirection   = HOST_DMA_RX_DIRECTION;
    hostDmaReg.cmd4KBOffset   = cmd4KBOffset;
    hostDmaReg.cmdSlotTag     = cmdSlotTag;
    hostDmaReg.autoCompletion = autoCompletion;
 
    IO_WRITE32(HOST_DMA_CMD_FIFO_REG_ADDR, hostDmaReg.dword[0]);
    // IO_WRITE32((HOST_DMA_CMD_FIFO_REG_ADDR + 4), hostDmaReg.dword[1]);
    // IO_WRITE32((HOST_DMA_CMD_FIFO_REG_ADDR + 8), hostDmaReg.dword[2]);
    IO_WRITE32((HOST_DMA_CMD_FIFO_REG_ADDR + 12), hostDmaReg.dword[3]);
    IO_WRITE32((HOST_DMA_CMD_FIFO_REG_ADDR + 16), hostDmaReg.dword[4]); // slot_modified
 
    tempTail = g_hostDmaStatus.fifoTail.autoDmaRx++;
    if (tempTail > g_hostDmaStatus.fifoTail.autoDmaRx)
        g_hostDmaAssistStatus.autoDmaRxOverFlowCnt++;
 
    g_hostDmaStatus.autoDmaRxCnt++;
}

Here is the caller graph for this function:

set_auto_tx_dma()

void set_auto_tx_dma	(	unsigned int	cmdSlotTag,
		unsigned int	cmd4KBOffset,
		unsigned int	devAddr,
		unsigned int	autoCompletion
	)

Definition at line 385 of file host_lld.c.

{
    HOST_DMA_CMD_FIFO_REG hostDmaReg;
    unsigned char tempTail;
 
    ASSERT(cmd4KBOffset < 256);
 
    g_hostDmaStatus.fifoHead.dword = IO_READ32(HOST_DMA_FIFO_CNT_REG_ADDR);
    while ((g_hostDmaStatus.fifoTail.autoDmaTx + 1) % 256 == g_hostDmaStatus.fifoHead.autoDmaTx)
        g_hostDmaStatus.fifoHead.dword = IO_READ32(HOST_DMA_FIFO_CNT_REG_ADDR);
 
    hostDmaReg.devAddr = devAddr;
 
    hostDmaReg.dword[3]       = 0;
    hostDmaReg.dmaType        = HOST_DMA_AUTO_TYPE;
    hostDmaReg.dmaDirection   = HOST_DMA_TX_DIRECTION;
    hostDmaReg.cmd4KBOffset   = cmd4KBOffset;
    hostDmaReg.cmdSlotTag     = cmdSlotTag;
    hostDmaReg.autoCompletion = autoCompletion;
 
    IO_WRITE32(HOST_DMA_CMD_FIFO_REG_ADDR, hostDmaReg.dword[0]);
    // IO_WRITE32((HOST_DMA_CMD_FIFO_REG_ADDR + 4), hostDmaReg.dword[1]);
    // IO_WRITE32((HOST_DMA_CMD_FIFO_REG_ADDR + 8), hostDmaReg.dword[2]);
    IO_WRITE32((HOST_DMA_CMD_FIFO_REG_ADDR + 12), hostDmaReg.dword[3]);
    IO_WRITE32((HOST_DMA_CMD_FIFO_REG_ADDR + 16), hostDmaReg.dword[4]); // slot_modified
 
    tempTail = g_hostDmaStatus.fifoTail.autoDmaTx++;
    if (tempTail > g_hostDmaStatus.fifoTail.autoDmaTx)
        g_hostDmaAssistStatus.autoDmaTxOverFlowCnt++;
 
    g_hostDmaStatus.autoDmaTxCnt++;
}

Here is the caller graph for this function:

set_direct_rx_dma()

void set_direct_rx_dma	(	unsigned int	devAddr,
		unsigned int	pcieAddrH,
		unsigned int	pcieAddrL,
		unsigned int	len
	)

Definition at line 361 of file host_lld.c.

{
    HOST_DMA_CMD_FIFO_REG hostDmaReg;
 
    ASSERT((len <= 0x1000) && ((pcieAddrL & 0x3) == 0)); // modified
 
    hostDmaReg.devAddr   = devAddr;
    hostDmaReg.pcieAddrH = pcieAddrH;
    hostDmaReg.pcieAddrL = pcieAddrL;
 
    hostDmaReg.dword[3]     = 0;
    hostDmaReg.dmaType      = HOST_DMA_DIRECT_TYPE;
    hostDmaReg.dmaDirection = HOST_DMA_RX_DIRECTION;
    hostDmaReg.dmaLen       = len;
 
    IO_WRITE32(HOST_DMA_CMD_FIFO_REG_ADDR, hostDmaReg.dword[0]);
    IO_WRITE32((HOST_DMA_CMD_FIFO_REG_ADDR + 4), hostDmaReg.dword[1]);
    IO_WRITE32((HOST_DMA_CMD_FIFO_REG_ADDR + 8), hostDmaReg.dword[2]);
    IO_WRITE32((HOST_DMA_CMD_FIFO_REG_ADDR + 12), hostDmaReg.dword[3]);
    IO_WRITE32((HOST_DMA_CMD_FIFO_REG_ADDR + 16), hostDmaReg.dword[4]); // slot_modified
    g_hostDmaStatus.fifoTail.directDmaRx++;
    g_hostDmaStatus.directDmaRxCnt++;
}

set_direct_tx_dma()

void set_direct_tx_dma	(	unsigned int	devAddr,
		unsigned int	pcieAddrH,
		unsigned int	pcieAddrL,
		unsigned int	len
	)

Definition at line 336 of file host_lld.c.

{
    HOST_DMA_CMD_FIFO_REG hostDmaReg;
 
    ASSERT((len <= 0x1000) && ((pcieAddrL & 0x3) == 0)); // modified
 
    hostDmaReg.devAddr   = devAddr;
    hostDmaReg.pcieAddrL = pcieAddrL;
    hostDmaReg.pcieAddrH = pcieAddrH;
 
    hostDmaReg.dword[3]     = 0;
    hostDmaReg.dmaType      = HOST_DMA_DIRECT_TYPE;
    hostDmaReg.dmaDirection = HOST_DMA_TX_DIRECTION;
    hostDmaReg.dmaLen       = len;
 
    IO_WRITE32(HOST_DMA_CMD_FIFO_REG_ADDR, hostDmaReg.dword[0]);
    IO_WRITE32((HOST_DMA_CMD_FIFO_REG_ADDR + 4), hostDmaReg.dword[1]);
    IO_WRITE32((HOST_DMA_CMD_FIFO_REG_ADDR + 8), hostDmaReg.dword[2]);
    IO_WRITE32((HOST_DMA_CMD_FIFO_REG_ADDR + 12), hostDmaReg.dword[3]);
    IO_WRITE32((HOST_DMA_CMD_FIFO_REG_ADDR + 16), hostDmaReg.dword[4]); // slot_modified
 
    g_hostDmaStatus.fifoTail.directDmaTx++;
    g_hostDmaStatus.directDmaTxCnt++;
}

Here is the caller graph for this function:

set_io_cq()

void set_io_cq	(	unsigned int	ioCqIdx,
		unsigned int	valid,
		unsigned int	irqEn,
		unsigned int	irqVector,
		unsigned int	qSzie,
		unsigned int	pcieBaseAddrL,
		unsigned int	pcieBaseAddrH
	)

Definition at line 318 of file host_lld.c.

{
    NVME_IO_CQ_SET_REG nvmeReg;
    unsigned int addr;
 
    nvmeReg.valid         = valid;
    nvmeReg.irqEn         = irqEn;
    nvmeReg.irqVector     = irqVector;
    nvmeReg.cqSize        = qSzie;
    nvmeReg.pcieBaseAddrL = pcieBaseAddrL;
    nvmeReg.pcieBaseAddrH = pcieBaseAddrH;
 
    addr = NVME_IO_CQ_SET_REG_ADDR + (ioCqIdx * 8);
    IO_WRITE32(addr, nvmeReg.dword[0]);
    IO_WRITE32((addr + 4), nvmeReg.dword[1]);
}

Here is the caller graph for this function:

set_io_sq()

void set_io_sq	(	unsigned int	ioSqIdx,
		unsigned int	valid,
		unsigned int	cqVector,
		unsigned int	qSzie,
		unsigned int	pcieBaseAddrL,
		unsigned int	pcieBaseAddrH
	)

Definition at line 301 of file host_lld.c.

{
    NVME_IO_SQ_SET_REG nvmeReg;
    unsigned int addr;
 
    nvmeReg.valid         = valid;
    nvmeReg.cqVector      = cqVector;
    nvmeReg.sqSize        = qSzie;
    nvmeReg.pcieBaseAddrL = pcieBaseAddrL;
    nvmeReg.pcieBaseAddrH = pcieBaseAddrH;
 
    addr = NVME_IO_SQ_SET_REG_ADDR + (ioSqIdx * 8);
    IO_WRITE32(addr, nvmeReg.dword[0]);
    IO_WRITE32((addr + 4), nvmeReg.dword[1]);
}

Here is the caller graph for this function:

set_link_width()

void set_link_width

(

unsigned int

linkNum

)

Definition at line 195 of file host_lld.c.

{
    NVME_STATUS_REG nvmeReg;
 
    nvmeReg.linkNum = linkNum;
    nvmeReg.linkEn  = 1;
    xil_printf("linkNum= %X \r\n", linkNum);
    IO_WRITE32(NVME_STATUS_REG_ADDR, nvmeReg.dword);
}

set_nvme_admin_queue()

void set_nvme_admin_queue	(	unsigned int	sqValid,
		unsigned int	cqValid,
		unsigned int	cqIrqEn
	)

Definition at line 225 of file host_lld.c.

{
    NVME_ADMIN_QUEUE_SET_REG nvmeReg;
 
    nvmeReg.dword   = IO_READ32(NVME_ADMIN_QUEUE_SET_REG_ADDR);
    nvmeReg.sqValid = sqValid;
    nvmeReg.cqValid = cqValid;
    nvmeReg.cqIrqEn = cqIrqEn;
 
    IO_WRITE32(NVME_ADMIN_QUEUE_SET_REG_ADDR, nvmeReg.dword);
}

Here is the caller graph for this function:

set_nvme_cpl()

void set_nvme_cpl	(	unsigned int	sqId,
		unsigned int	cid,
		unsigned int	specific,
		unsigned int	statusFieldWord
	)

Definition at line 286 of file host_lld.c.

{
    NVME_CPL_FIFO_REG nvmeReg;
 
    nvmeReg.cid             = cid;
    nvmeReg.sqId            = sqId;
    nvmeReg.specific        = specific;
    nvmeReg.statusFieldWord = statusFieldWord;
    nvmeReg.cplType         = ONLY_CPL_TYPE;
 
    IO_WRITE32(NVME_CPL_FIFO_REG_ADDR, nvmeReg.dword[0]);
    IO_WRITE32((NVME_CPL_FIFO_REG_ADDR + 4), nvmeReg.dword[1]);
    IO_WRITE32((NVME_CPL_FIFO_REG_ADDR + 8), nvmeReg.dword[2]);
}

Here is the caller graph for this function:

set_nvme_csts_rdy()

void set_nvme_csts_rdy

(

)

set_nvme_csts_shst()

void set_nvme_csts_shst

(

unsigned int

shst

)

Definition at line 215 of file host_lld.c.

{
    NVME_STATUS_REG nvmeReg;
 
    nvmeReg.dword    = IO_READ32(NVME_STATUS_REG_ADDR);
    nvmeReg.cstsShst = shst;
 
    IO_WRITE32(NVME_STATUS_REG_ADDR, nvmeReg.dword);
}

Here is the caller graph for this function:

set_nvme_slot_release()

void set_nvme_slot_release

(

unsigned int

cmdSlotTag

)

Definition at line 274 of file host_lld.c.

{
    NVME_CPL_FIFO_REG nvmeReg;
 
    nvmeReg.cmdSlotTag = cmdSlotTag;
    nvmeReg.cplType    = CMD_SLOT_RELEASE_TYPE;
 
    // IO_WRITE32(NVME_CPL_FIFO_REG_ADDR, nvmeReg.dword[0]);
    // IO_WRITE32((NVME_CPL_FIFO_REG_ADDR + 4), nvmeReg.dword[1]);
    IO_WRITE32((NVME_CPL_FIFO_REG_ADDR + 8), nvmeReg.dword[2]);
}

Here is the caller graph for this function:

Variable Documentation

g_hostDmaAssistStatus

HOST_DMA_ASSIST_STATUS g_hostDmaAssistStatus

extern

Definition at line 64 of file host_lld.c.

g_hostDmaStatus

HOST_DMA_STATUS g_hostDmaStatus

extern

Definition at line 63 of file host_lld.c.