OpenSSD Cosmos+ Platform Firmware  0.0.2
The firmware of Cosmos+ OpenSSD Platform for TOSHIBA nand flash module.
bsp.h
Go to the documentation of this file.
1#ifndef __OPENSSD_SIM_BSP_H__
2#define __OPENSSD_SIM_BSP_H__
3
4#include "memory.h"
5
6typedef struct
7{
10
11#define XPAR_NVME_CTRL_0_BASEADDR 0x83C00000
12#define XPAR_IODELAY_IF_0_BASEADDR 0x83C50000
13#define XPAR_IODELAY_IF_1_BASEADDR 0x83C30000
14#define XPAR_IODELAY_IF_0_DQS_BASEADDR 0x83C20000
15#define XPAR_IODELAY_IF_1_DQS_BASEADDR 0x83C40000
16
17#define XPAR_T4NFC_HLPER_0_BASEADDR 0x43C00000 // NSC_0_BASEADDR
18#define XPAR_T4NFC_HLPER_1_BASEADDR 0x43C10000 // NSC_1_BASEADDR
19#define XPAR_T4NFC_HLPER_2_BASEADDR 0x43C20000 // NSC_2_BASEADDR
20#define XPAR_T4NFC_HLPER_3_BASEADDR 0x43C30000 // NSC_3_BASEADDR
21#define XPAR_T4NFC_HLPER_4_BASEADDR 0x43C40000 // NSC_4_BASEADDR
22#define XPAR_T4NFC_HLPER_5_BASEADDR 0x43C50000 // NSC_5_BASEADDR
23#define XPAR_T4NFC_HLPER_6_BASEADDR 0x43C60000 // NSC_6_BASEADDR
24#define XPAR_T4NFC_HLPER_7_BASEADDR 0x43C70000 // NSC_7_BASEADDR
25
26#define XPAR_AXI_BRAM_CTRL_0_S_AXI_BASEADDR 0x45000000U // NSC_0_UCODEADDR
27#define XPAR_AXI_BRAM_CTRL_1_S_AXI_BASEADDR 0x45100000U // NSC_1_UCODEADDR
28#define XPAR_AXI_BRAM_CTRL_2_S_AXI_BASEADDR 0x45200000U // NSC_2_UCODEADDR
29#define XPAR_AXI_BRAM_CTRL_3_S_AXI_BASEADDR 0x45300000U // NSC_3_UCODEADDR
30#define XPAR_AXI_BRAM_CTRL_4_S_AXI_BASEADDR 0x45400000U // NSC_4_UCODEADDR
31#define XPAR_AXI_BRAM_CTRL_5_S_AXI_BASEADDR 0x45500000U // NSC_5_UCODEADDR
32#define XPAR_AXI_BRAM_CTRL_6_S_AXI_BASEADDR 0x45600000U // NSC_6_UCODEADDR
33#define XPAR_AXI_BRAM_CTRL_7_S_AXI_BASEADDR 0x45700000U // NSC_7_UCODEADDR
34
35#define XIL_EXCEPTION_IRQ NULL
36#define XIL_EXCEPTION_ID_INT NULL
37
38#define Xil_ICacheEnable(...) void_func()
39#define Xil_ICacheDisable(...) void_func()
40#define Xil_DCacheEnable(...) void_func()
41#define Xil_DCacheDisable(...) void_func()
42#define Xil_EnableMMU(...) void_func()
43#define Xil_DisableMMU(...) void_func()
44#define Xil_ExceptionInit(...) void_func()
45#define Xil_ExceptionEnable(...) void_func()
46#define Xil_ExceptionEnableMask(...) void_func()
47#define Xil_ExceptionRegisterHandler(...) void_func()
48#define Xil_SetTlbAttributes(...) void_func()
49#define XScuGic_Enable(...) void_func()
50#define XScuGic_Connect(...) void_func()
51#define XScuGic_LookupConfig(...) void_func()
52#define XScuGic_CfgInitialize(...) void_func()
53#define XPAR_SCUGIC_SINGLE_DEVICE_ID
54
55extern char inbyte() __attribute__((unused));
56extern void *void_func() __attribute__((unused));
57
58#endif /* __OPENSSD_SIM_BSP_H__ */
void * void_func() __attribute__((unused))
Definition: bsp.c:9
struct XScuGic Xil_ExceptionHandler
char inbyte() __attribute__((unused))
Definition: bsp.c:4
struct XScuGic * XScuGic_Config
void __attribute__((optimize("O0")))
Definition: nsc_driver.c:110
Definition: bsp.h:7
void * CpuBaseAddress
Definition: bsp.h:8